PI
Core/Dual

Mengjia Yan

Associate Professor

News

Giving verification more logic and more scale

CSAIL has developed a formal verification scheme for secure speculation on out-of-order processors working at what’s called the “register-transfer level,” which defines and optimizes a circuit’s functionality before specifying its physical layout, and captures key details about vulnerabilities to side-channel attacks.